Fakultäten der Universität Bonn: Suche
Anzeige der Dokumente 1-1 von 1
Facility Location and Clock Tree Synthesis
(2010-04-13)
The construction of clock trees and repeater trees are major challenges in chip design. Such trees distribute an electrical clock signal from a source to a set of sinks on a chip. On recent designs there can be millions ...